Ryan Kastner | Ryan Kastner

[tab name=” Bio “]

Technical Biography

Ryan Kastner is a professor in the Department of Computer Science and Engineering at the University of California, San Diego.. He received a PhD in Computer Science (2002) at UCLA,, a Masters degree in engineering (2000) and Bachelor degrees (BS) in both Electrical Engineering and Computer Engineering (1999), all from Northwestern University. He spent the first five years after his PhD as a professor in the Department of Electrical and Computer Engineering at the University of California, Santa Barbara.

Professor Kastner’s current research interests reside in the realm of embedded system design, in particular, the use of reconfigurable computing devices for digital signal processing as well as hardware security. He is the co-director of the Wireless Embedded Systems Master of Advanced Studies Program.He also co-directs the Engineers for Exploration Program. He has published over 100 technical articles, and has authored three books, “Synthesis Techniques and Optimizations for Reconfigurable Systems”, “Arithmetic Optimizations for Polynomial Expressions and Linear Systems” and “Handbook on FPGA Design Security”. He has served as member of numerous conference technical committees spanning topics like reconfigurable computing (ISFPGA, FPL, FPT), electronic design automation (DAC, ICCAD, DATE), wireless communication (GLOBECOM), hardware security (HOST) and underwater networking (WUWNet). He serves on the editorial board for the IEEE Embedded Systems Letters.

Short Biography

Ryan is currently a professor in the Department of Computer Science and Engineering at the University of California, San Diego. He received a PhD in Computer Science at UCLA, a masters degree (MS) in engineering and bachelor degrees (BS) in both Electrical Engineering and Computer Engineering, all from Northwestern University. He is the co-director of the Wireless Embedded Systems Master of Advanced Studies Program. He also co-directs the Engineers for Exploration Program. His current research interests reside in the realm of embedded system design, in particular, the use of reconfigurable computing devices for digital signal processing.

Freakishly Large Headshot

[/tab]
[tab name= ” Classes “]

Current Classes (2012-2013):

Fall

Spring

Previous Classes:

[/tab]
[tab name = ” Professional Activity “]
Current:

Technical Program Committee Member (2008-2013) – IEEE International Symposium on Hardware-Oriented Security and Trust (HOST)

Technical Program Committee Member (2009-2012), Technical Program Committee Chair (2013), Poster Chair (2010), Publicity Chair (2009) – International Workshop on Underwater Networks (WUWNet)

Technical Program Committee Member (2008-2014) – International Symposium on Field Programmable Gate Arrays (ISFGPA)

Technical Program Committee Member (2007-2014), Co-Chair, Architectural Synthesis Sub-Committee (2007-2008), Co-Chair, High Level Synthesis Sub-Committee (2014) – Design, Automation and Test in Europe (DATE)

Previous:

Technical Program Committee Member (2007-2013) – International Workshop on Applied Reconfigurable Computing (ARC)

Editorial Board (2009-2013) – IEEE Embedded Systems Letters

Co-Chair, Electronic Design Automation Track, Technical Program Committee Member (2005-2012) – International Conference on Computer Design (ICCD)

Technical Program Committee Member – Celebration of Woman in Computing: Southern California – Santa Ana, CA – April 2012

Program Co-Chair (2009) and Technical Program Committee Member (2009, 2012) – Reconfigurable Architecture Workshop (RAW), held in conjunction with the International Parallel & Distributed Processing Symposium (IPDPS) – Rome, Italy – May 2009, Shanghai, China – May 2012

Technical Program Committee Member (2008-2012) – International Conference on Field Programmable Logic and Applications (FPL) – Heidelberg, Germany – September 2008, Prague, Czech Republic – September 2009, Milan, Italy – August 2010, Chania, Greece – September 2011, Oslo, Norway – August 2012

Technical Programm Committee Member – Electronic System Level Synthesis Conference (ESLsyn) – San Diego, CA – June 2011

Technical Program Committee Member (2008-2010) – IEEE International Conference on Field-Programmable Technology (FPT) – Taipei, Taiwan – December 2008, Sydney, Australia – December 2009, Beijing, China – December 2010

Technical Program Committee Member (2009-2010) – IEEE Symposium on Industrial Embedded Systems (SIES) – Lausanne, Switzerland – July 2009, Trento, Italy – July 2010

Technical Program Vice Chair (2010) – IEEE International Conference on Sensor Networks, Ubiquitous, and Trustworthy Computing – Newport Beach, CA – June 2010

Technical Program Committee Member (2008-2010) – IEEE Symposium on Application Specific Processors (SASP) – Anaheim, CA – June 2008, San Francisco, CA – July 2009, Anaheim, CA – June 2010

Technical Program Committee Member (2007-2008) – IEEE/ACM Symposium on Nanoscale Architecture (NANOARCH), Santa Clara, CA – October 2007, June 2008

FPGA Subcommittee Chair, Technical Program Committee Member (2005-2008) – Design Automation Conference (DAC), Anaheim, CA – June 2008, San Diego, CA – June 2007, San Francisco, CA – July 2006, Anaheim, CA – June 2005, Session Chair – “Compilation Techniques for Reconfigurable Devices” – Anaheim, CA – June 2003

Technical Program Committee Member – IEEE Global Communications Conference (GLOBECOM), Rio de Janiero, Brazil – November 2006

Technical Program Committee Member (2003-2006) – Engineering of Reconfigurable Systems and Algorithms (ERSA) , Las Vegas, NV – June 2006, June 2005, June 2004, June 2003

Technical Program Committee Member (2003-2005) – Great Lakes Symposium on VLSI (GLSVLSI), Washington D.C. – April 2003, Boston, MA – April 2004, Chicago, IL – April 2005

Review Committee Member (2004-2006) – International Symposium on Circuits and Systems (ISCAS), Vancouver, Canada – May 2004, Kobe, Japan – May 2005, Kos, Greece – May 2006

Technical Program Committee Member – International Conference on Embedded Software and Systems (ICESS), Hangzhou, P. R. China – December 2004

Technical Program Committee Member – International Conference on Computer-Aided Design (ICCAD) – San Jose, CA – November 2004. Moderator – Session on “Architectural Issues in System Synthesis”.

Technical Program Committee Member – International Conference on Embedded and Ubiquious Computing (EUC), Aizu-Wakamatsu City, Japan – August 2004

Technical Program Committee Member – International Workshop on Networked Embedded Computing (NEC-04), Montreal, Canada -August 2004

Technical Program Committee Member (2004-2005) – International Workshop on Embedded Computing (EC) held in conjunction with International Conference on Distributed Computing Systems (ICDCS), Oslo, Norway – June 2005, Tokyo, Japan – March 2004

Special Session Organizer and Chair – “Synthesis for Programmable Systems”, Session Chair – “Scheduling and Resource Allocation”, International Conference on Parallel and Distributed Computing (PDCS) , Marina del Rey, CA – November 2003

Organizer and Technical Program Committee Member Workshop on Software Support for Reconfigurable Systems (SSRS), colocated with International Symposium on High Performance Computer Architecture (HPCA), Anaheim, CA – February 2003
[/tab]
[tab name = ” Foot “]
I originally started taking a picture of my foot to prove that I was in a certain place. It’s much easy than asking some random person to take your picture. And your foot tends to age much better than the rest of your body, though your footwear may become outdated.

Australia – Great Barrier Reef Feet, Sydney Harbor Foot

South Africa – Cheetah Foot, Water Buffalo Foot

Yosemite – North Dome Foot, Yosemite Falls Foot

London – London Foot

Berlin – Berlin Wall Foot, Checkpoint Charlie Foot