


## 1) Sketch and Specification

### Sketch: Incomplete Verilog Design




### Functional and Security Properties, and Soft Constraints

```
if(pid == i && preload[addr])
  assume (index_s == High);
if(pid != i)
  assert (rd_proc_t == Low);
try (!skip && lru_update);
```

## 2) Instrumentation


### Verilog Instrumented with Security Labels



Modify Sketch and/or Properties

## 3) Program Synthesis


### Constraint-based Synthesis (CEGIS)



UNSAT

## 4) Secure and Correct Hardware Design

### Verified Verilog



SAT